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ABSTRACT
Amplifiers for biomedical applications have been a subject of study for more
than a century. However, it was not until this last decade that amplifiers that
conform to the skin mechanics were introduced. The introduction of such a
class of electronics brings along technical challenges from the manufacturing
and applications perspective. A technique that increases the gain of NMOS-
only amplifiers is presented, analyzed, and tested. A 20-dB gain represents
a 6.5x increase over the previous generation of single stage skin-conformal
amplifiers. Furthermore, a technique that amplifies the residual voltage of
electrode arrays is presented and analyzed.
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CHAPTER 1
INTRODUCTION
1.1 Motivation
The myriad of health conditions that can be treated and analyzed via sig-
nal processing kernels drives the demand for biomedical circuits, suggesting
that specialized circuits to optimize system cost and expand the applications
space will continue to emerge in the coming years. In particular, systems to
monitor health states are becoming increasingly popular due to recent dis-
covery of successful applications, such as the use of support vector machines
to detect the onset of epileptic events [1], stress level detectors based on
heart rate variability and electroencephalogram (EEG) analysis in real time
[2], and electro-acupuncture systems to treat pain, obesity, addiction, and
gastrointestinal disorders [3]. This thesis places special focus on sensors and
amplifiers for skin compatible electronics. Nevertheless, most of the circuit
theory and techniques are applicable in implantable biomedical electronics.
In this chapter, a typical bio-electronic system is explained along with a
brief introduction to a class of skin-conformal electronics termed epidermal
electronics [4].
1.2 Background
1.2.1 General bioelectronics system
A typical block diagram of a biomedical circuit system is shown in Fig. 1.1.
At the front end, sensors or electrodes are placed inside the test subject near
the biopotential source in invasive technology, and on the surface of the skin
or on clothing [3, 5] for non-invasive systems. If multiple measurement points
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are desired, electrode arrays with appropriate spatial resolution can be used,
as in the Utah array [6] or in high spatial resolution brain monitoring sensors
[7].
One or more low noise amplifiers are used to amplify the signals from the
electrodes. Typically, multi-stage chopper stabilized or amplifiers with large
transistors are used to meet the stringent noise and gain requirements, while
demanding low current from the supply.
There is also an analog processing block prior to signal quantization. Typ-
ically, at a minimum, this block is composed of an anti-aliasing filter. How-
ever, some systems benefit from gain and bandwidth control to match the
circuit to the application requirements.
The analog to digital converter (ADC) design usually consists of a succes-
sive approximation register (SAR), since this topology has proven to consume
very low power while meeting the low throughput demands of biomedical ap-
plications. In some cases, oversampling is used to reduce the analog filter
specifications and produce a smaller integrated circuit.
On the signal processing end, subsystems such as digital filters [8], compres-
sion techniques, and machine learning kernels [9], operate on bio signals to
enable decision making or data compression for efficient transmission. These
kernels can benefit from stochastic computing [9] and other low power design
techniques, to both increase the robustness of the platforms and increase the
overall energy efficiency [10].
In the energy delivery subsystem, energy sources such as batteries typically
power an implantable biomedical system between 5 to 10 years. Alternatives
for battery powered systems rely on the collection of energy that surrounds
the devices, such as energy harvesting based on the thermoelectric effect, vi-
brations, heel strike, and inductive coupling. Additionally, energy conversion
techniques such as linear and switched capacitor regulators must be used to
Figure 1.1: A typical biomedical system.
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meet the voltage and current specifications of other subsystems.
1.2.2 Epidermal electronics
The recording of biopotentials using active devices for health monitoring
gained popularity during the last century, as they clearly provided valuable
information for medical diagnosis. At first, bulky electronics with long wires
were used as the information acquisition system. An experienced physician
would then determine the state of the patient based on the acquired infor-
mation. This method is inconvenient to the user. Over time, the systems
matured to be highly integrated and automated, such as modern blood pres-
sure monitors and portable ECG systems. These technological advances were
due to both Moore′s law and the invention and integration of new process
technology options. Nevertheless, the design of such systems does not con-
formally integrate with the human body, often preventing users from moving
around with freedom.
Recently, a class of skin-like electronics, epidermal electronics, was devel-
oped by Professor John Rogers and his team [4]. The technology is attractive
to the biomedical circuit designer since it integrates electrode based biopo-
tential sensors, transistors, antennas, and other electronic components in the
same substrate, while providing properties that allow the system to stretch
and flex along with the human skin.
The advantages of using epidermal electronics to build data acquisition
systems on the skin are manyfold. First, power line and other interferers have
lower coupling efficiencies due to the close proximity of the analog electronics.
Second, the innate high integration offers a convenient and comfortable way
of continuously wearing the electronics. Third, integration of sensors with
the processing nodes allow for high density spatial recordings without the
need for bulky and expensive wires.
There are, however, disadvantages associated with the technology. One
such disadvantage is the lack of flexible energy sources. The issue constrains
the system to operate with external power sources connected via anisotropic
conductive film (ACF), energy harvesting systems, or via inductive coupling.
Another such disadvantage is the limitation on the size of circuit islands.
A recommended size is 100 µm per side, to maintain close contact with the
3
surface of the skin.
1.2.3 Properties and challenges in biosignal amplifiers
The design of biomedical amplifiers differs from conventional operational am-
plifier design, as specific properties and challenges arise in this application
space. Signal properties should be known in order to design energy-efficient
amplifiers with application-specific bandwidth and gain. It is also important
to analyze the interface properties that apply to gel, dry, and non-contact
electrodes, since several circuit level techniques can be applied to mitigate
the effects of their byproducts. Finally, interference and noise play a major
role in determining the signal to noise ratio and output range of the ampli-
fiers. Understanding the impact of these non-idealities on the performance
of the circuit leads to design techniques that overcome their limitations.
Biosignal properties
Biopotentials can be classified into four main collections: neural action po-
tential signals, electroencephalogram (EEG), electrocardiogram (ECG), and
electromyogram (EMG). Signals from the brain originate in neuron cells via
a biochemical process of ion exchange that sets a field potential between the
internal and external surfaces of a neuron. These potentials have a peak-to-
peak value of up to 125 mV. The voltage waveform is denoted as action po-
tential. The extracellular peak voltage decreases with perpendicular distance
to the membrane of the cell. Action potentials travel through axons toward
other axons and neurons, where biological computations are performed. If
signals at the neuron level are of interest, multi-electrode arrays with spacing
in the 400 µm range are used [11]. These signals typically have a bandwidth
of 7 kHz and peak-to-peak voltages of 100− 300 µV are typical, but can be
much higher if electrodes probe close to the source. The recording of these
signals is referred to as neural recording. If the electrodes are placed on
the scalp, the action potentials travel a long distance toward the surface of
the head. Signals in this case are greatly attenuated, but contributions from
many neurons make low frequency potentials with peak-to-peak voltages that
can be distinguished from the noise floor. This type of recording is referred
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Figure 1.2: Typical electrical signals of interest of a biopotential amplifier.
to as EEG. Its application space includes epilepsy detection, neurofeedback,
human-computer interfaces, and others.
Signals from neurons can also travel through the body and toward muscles
via afferent nerves. Muscles are composed of bundles of motor units. Individ-
ual nerves signal one or more motor units, which contract upon activation.
The contraction causes a voltage to be generated between the surface of the
muscle cells and the interior of the cells. The recording of such waveform
pulse is denoted as motor unit action potential [12]. When many motor units
are activated and a voltage is measured at the surface of the skin, the record-
ing is denoted as EMG. EMG can have peak-to-peak voltages of up to 30 mV
and useful bandwidth of about 500 Hz, but their exact properties depend on
the type of muscle and skin properties from where signals are recorded. Some
EMG applications involve the study of nerve conduction, human-computer
interfaces, and prosthetics control.
The collection of recorded signals that interpret the electrical activity of the
heart is referred to as electrocardiography (ECG). These signals are typically
recorded from gel electrodes placed on the surface of the skin near the heart
or on body limbs. Their useful bandwidth is about 100 Hz and the peak-
to-peak voltage is typically 1 mV. The analysis of QRS complexes and the
time interval between each leads to the extraction of heartbeat rate and
irregularity of heartbeats. These are useful for arrhythmia detection.
Figure 1.2 summarizes the properties of most signals of interest that orig-
inate within the human body.
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Figure 1.3: The skin-electrolyte-electrode interface modeled by passive
components and DC offsets. Reproduced from [13].
Skin-electrolyte-electrode impedance
The electrical properties of the sensing medium are important for the design
of biosignal amplifiers. In general, these interfaces have nonlinear impedances
that are a function of current density, electrode type, frequency, electrode
area, and tissue thickness. However, such a complex relationship is usually
modeled by a simple linear circuit. Figure 1.3 shows the skin-electrolyte-
electrode model for the case of gel electrodes. The dermis and other sub-
cutaneous layers are proximal to the source of the action potentials and are
modeled by an equivalent resistance Ru. The epidermis layer is a heteroge-
neous medium whose major electrical characteristics are given by the stratum
corneum and sweat glands. Ese, Ce, and Re are the half cell potential of the
epidermis-gel interface, capacitive component of the stratum corneum, re-
sistive component of the stratum corneum, respectively, and can be shorted
out if the skin is rubbed with an abrasive material. Similarly, sweat glands,
ducts, and other layers are modeled by Ep, Cp, and Rp. For gel electrodes,
the gel is often modeled by the resistor Rs. Finally, the electrode-gel or
epidermis-electrode interface can be modeled by Rd, Cd, and Ehe.
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Figure 1.4: Noise and interference in biosignal amplifiers. Red colored
curves represent randomly generated noise voltages and black curves
represent deterministic interference. Noise is differential by nature.
Movement artifacts and electrode offset is differential. Biopotential and
power line interference have common mode and differential components.
Noise and Interference
Noise and interference affect the quality of the signal of interest and the re-
sults of the processing subcircuits. Noise originating at the skin and inside
the amplifier can be modeled by a noise generator that is connected differen-
tially between the inputs of the amplifier. Interference, on the other hand, is
deterministic and can be either differential or common to the amplifier termi-
nals. The major sources of noise and interference are shown in Fig. 1.4 and
include power line interference, white noise, flicker or 1/f noise, electrode
offset, and movement artifacts.
Of these, the power line interference couples to the amplifier the strongest.
The interferer is a sinusoid of 60 Hz and can couple voltages of 1 V or more,
depending on the type of electrode. There are two main ways in which power
lines can couple to the inputs of the amplifier. In the first, capacitive coupling
occurs between the electrode wires and the power lines. The differential mode
component of this interferer can be minimized if the distance between the two
wires that connect to the amplifier is minimized, the electrode impedances
are matched, or if the wires are shielded. The common mode component
depends on the average distance of the wires to the power lines. The other
major contribution of power line interference stems from magnetic induction.
7
Current flowing through the power lines creates a magnetic field that couples
to the area between the electrode wires and the human body. To reduce this
differential mode interferer, the electrode wires can be twisted to minimize
the effective coupling area.
Other sources of interference are electrode offsets, movement artifacts, and
other biopotentials. Electrode offsets are potentials that typically exist at fre-
quencies much below 1 Hz. Their origin stems from differences of half-cell
potentials between electrodes. Movement artifacts, on the other hand, are
expressed as low frequency AC potentials caused by moving tissues. Most of
their energy is concentrated at frequencies below 30 Hz. Interfering biopo-
tentials can potentially degrade the quality of the signal. These typically
originate near the electrodes of interest.
Noise is what fundamentally limits the amplifier resolution. White noise
and 1/f noise originate from random processes occurring in transistors, re-
sistors, tissues, and interfaces. In general, an amplifier should be designed
such that its total input referred noise is less than the skin-interface noise.
Therefore, proper selection of electrode area and material is necessary before
the design of the amplifiers.
1.2.4 Circuit techniques for biopotential amplifiers
The design of biopotential amplifiers aim at optimizing the system to a power-
area efficient design while meeting noise constraints and mitigating the effects
of the issues outlined in Section 1.2.3. All previous work is based on two-
input differential operational amplifiers (OPAMPs), mainly because their
design and optimization procedure has been well studied [14] and because
biopotentials are differential in nature. However, specific design techniques
and topologies have emerged at both the systems level and circuit level as a
consequence of the aforementioned challenges. Some of these techniques will
be reviewed in the upcoming subsections.
Driven-right-leg (DRL) and 60 Hz noise
While most common mode 60 Hz and nearby interference is mitigated via the
use of differential amplifiers, power line coupling can still reduce the quality
of the output, or even saturate amplifiers. For example, when power line
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interference couples to electrodes with differing impedances, a differential
voltage is developed. However, there exist several techniques to reduce the
effects from the differential component of the 60 Hz interference.
A simple technique is to leverage the use of digital notch filters at the
frequency of interest, but dynamic range is compromised since the analog
front end will always see a 60 Hz interference component. A more advanced
technique, shown in Fig. 1.5, applies a small feedback current via a third
electrode to cancel the common mode interference. This technique is de-
noted as driven-right-leg circuit [15, 16], because the feedback electrode is
generally placed on a bone within the right leg of the body. In the figure,
RE represents the impedance of the electrodes carrying the input signal and
RE2 is the impedance of the feedback electrode. Power line interference is
coupled through Cb and it is typically modeled by a Norton equivalent circuit
consisting of a current source at 60 Hz and a shunt capacitance Cb = 200 pF.
Amplifiers A1 and A2 are configured in unity gain feedback for simplicity. Re-
sistors Ra form a simple voltage divider that calculates the average voltage
of the two input amplifiers, effectively setting the negative input of amplifier
A4 to the common mode voltage. Amplifier A4, whose output impedance
is denoted by R′o, injects a current that opposes the common mode input
current. With this configuration, it can be shown that the common mode
voltage is reduced to
vCM = iCM
R′o +RE2
A4
(1.1)
where R′o is the impedance looking into the output of A4.
Multi-electrode amplifiers for many electrodes: Grounding technique
Arrays of amplifiers are typically used for applications where multiple elec-
trodes extract spatio-temporal information from muscles or neurons. Their
high density allows applications involving the detection of individual action
potentials from neurons, action potential conduction speed studies, and pros-
thesis control. The neural amplifier array in [11] connects 100 electrodes to
88 amplifiers and uses the other 12 electrodes connected together to create a
reference. The chip is packaged with a Utah array, which is a 100-electrode
array for recording biopotentials with high spatial resolution. Signals are
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Figure 1.5: Driven-right-leg circuit. RE and RE2 are electrode resistances.
taken differentially with respect to the reference and amplified by 40 dB.
Non-contact and dry electrodes
Non-contact and dry electrodes have been a subject of interest due to ease
of application compared to gel electrodes. However, inefficient signal cou-
pling between human skin and amplifiers makes the design of such amplifiers
more difficult. The dry contact electrode interface is modeled by a resistor-
capacitor network, while the non-contact electrode interface is well modeled
by a single weak capacitor. In the case of dry electrodes, large electrode
offsets are often mitigated by using a decoupling capacitor. The advantage
of this method is that DC offsets greater than the supply voltage can be re-
jected. For the case of non-contact electrodes, the coupling capacitance can
be in the picofarad to nanofarad range, depending on the size of the elec-
trode. Also, interference is a typical issue due to the relatively weak coupling
capacitance of the electrode. In [17], the negative terminal of an OPAMP
configured as an input buffer is used to shield the input of the amplifier, ef-
fectively absorbing interfering currents through the output resistance of the
amplifier.
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Capacitive feedback
A disadvantage of feedback differential amplifiers whose gain is set by re-
sistors is that they suffer from extra power dissipation, noise introduced by
the resistors, and decreased input impedance. Also, matched large resistors
need large areas that are prohibitive for multi-amplifier configurations. For
these reasons, it is advantageous to use capacitors as the feedback elements
instead. Figure 1.6 shows a differential amplifier with capacitive feedback
elements whose DC gain is
AM =
C1
C2
(1.2)
A major limitation of capacitors is that DC potentials are not well defined
at nodes that do not include a DC path to ground. A solution to this issue
is to use a pseudoresistive element [18] to provide a defined DC potential. In
Fig. 1.6, transistors M1 and M2 play the role of the pseudoresistor, but other
elements with similar behavior can be used, such as front-to-back connected
diodes. Their gates are connected to their drain. For small |Vgs| < Vth, the
device is biased in the subthreshold region, which allows a very small current
to flow through the drain of the PMOS and hence the incremental resistance
rinc is very high. For |Vgs| > Vth, the device works in the saturation regime,
which allows the high impedance node to settle quickly. Figure 1.7 shows the
simulated incremental resistance Rinc of the pseudoresistor in a TI 45 nm SOI
process. For |Vgs| < 0.2V , the incremental resistance is greater than 100 MΩ.
This allows the amplifier to exhibit a passband frequency range given by
1
rincC2
≤ 2pifmid ≤ gm
AMCL
(1.3)
If the pseudoresistors incremental resistance is not high enough to include
significant low frequency content of the input signal, multiple pseudoresistors
could be stacked until the desired resistance is reached. One could also design
transistors with longer gates. However, the transistor′s parasitic capacitances
may become comparable to C2 and the midband gain accuracy might be
affected. Other techniques to achieve high incremental resistance exist. For
example, one could periodically cycle a MOSFET to set a DC potential. The
disadvantage is, of course, the additional circuitry required for cycling the
transistor and the feedthrough interference.
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Figure 1.6: Differential amplifier with capacitive input similar to the
amplifier described in [18].
Figure 1.7: Simulated incremental resistance of single PMOS element with
W
L
= 654 nm
2 µm
connected in diode configuration.
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Techniques to mitigate input-referred noise
Interface and amplifier noise place limits on the maximum effective number of
bits in the ADC. If the interface noise contribution is less than the amplifier
input referred noise and the application at hand benefits from higher signal to
noise ratio (SNR), then design techniques to mitigate the noise contribution
from the amplifier can be applied.
Several noise aware techniques can be applied at the transistor level. These
are summarized as follows:
Subthreshold design – Biasing the transistors of an OPAMP in the
subthreshold regime typically requires transistors with large W/L ratios.
However, the tradeoff when using this design technique is that operating
the input transistors in subthreshold and the current mirror transistors in
superthreshold, thermal noise can be minimized [18]. For the amplifier in
Fig. 1.8, if (W/L)3 = (W/L)4 = (W/L)5 = (W/L)6, (W/L)7 = (W/L)8, and
(W/L)1 = (W/L)2, the input-referred thermal noise voltage is
V 2ni =
16kT
3gm1
(
1 + 2
gm3
gm1
+
gm7
gm1
)
∆f (1.4)
To minimize thermal noise, gm3
gm1
and gm7
gm1
in (1.4) should be as small as
possible. This is possible if the input transistors M1 and M2 operate in the
subthreshold regime, where the transconductance efficiency gm/Id is max-
imized, and the current mirror transistors operate in the superthreshold
regime, where gm/Id is proportional to the square root of the drain current,
as shown in Fig. 1.9.
Note that this design technique limits the unity gain frequency, since large
parasitic capacitances are inevitable when upsizing transistors. One must
therefore be careful to not destabilize the circuit when feedback is used to
set the amplifiers midband gain.
Choice of input transistors – 1/f noise in PMOS devices has been
shown to contribute two orders of magnitude less noise than NMOS in a
2 µm technology, and half order of magnitude for 0.5 µm technology [20].
Therefore, PMOS transistors are generally used as input devices.
Gate area – 1/f noise can be modeled by the equation [20]
SId =
Mg2m
C2OXWL
1
f
(1.5)
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Figure 1.8: Current-mirror OPAMP [19].
Figure 1.9: gm/Id curve for Vgs = Vds in TI 45 nm SOI technology.
W/L = 54 nm/2 µm.
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Figure 1.10: Chopper amplifier effect on 1/f noise.
where M is an empirical parameter, gm is the transconductance of the tran-
sistor, and WL is the area of the transistor. Increasing the area of the tran-
sistor therefore reduces the noise power contribution of the transistor. One
caveat is that increasing the gate area too much might compromise stability
of the amplifier in a feedback configuration, since parasitic capacitances are
increased.
Chopper amplifiers - A technique to reduce 1/f noise contribution in-
volves modulating the input signal to a higher frequency bandwidth, then
demodulating the signal of interest [21] while modulating the 1/f noise to-
ward higher frequencies. Figure 1.10 illustrates how noise is modulated to
fchop if the amplifier bandwidth is much larger than the chopping frequency.
The 1/f noise can then be filtered using a low pass filter. This procedure
effectively eliminates the 1/f noise contribution.
Designing an amplifier whose bandwidth is much larger than the chopping
frequency might be deleterious to the power dissipation budget. However,
it suffices to design the amplifier with the output chopper circuits placed at
low impedance nodes, where the bandwidth of the amplifier is much higher
than that of the output [22].
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1.3 Thesis organization
The thesis is organized in the following manner. Chapter 1 presented the
importance and general challenges associated with bioelectronic circuits. It
also reviewed previous work and design techniques related to substrates and
amplifiers for biomedical circuits.
Chapter 2 introduces and analyzes two circuit level techniques that could
be used in advanced technology nodes, such as the circuit fabrics associated
with epidermal electronics. The first technique solves the issue of low gain
in the NMOS amplifiers in the technology node associated with epidermal
electronics. The second technique proposes a method to design amplifiers for
multi electrode arrays.
Chapter 3 presents measurement results of some of the circuits introduced
in Chapter 2. Chapter 4 offers conclusions and addresses future directions.
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CHAPTER 2
DESIGN AND ANALYSIS OF A
BIOSIGNAL AMPLIFIER FOR
EPIDERMAL ELECTRONICS
This chapter focuses on the design of amplifiers compatible with epidermal
electronics for biomedical applications. First, process specific challenges are
explained. Then, two circuit level techniques are then proposed. The first one
aims at solving some of the issues related to the limitations of the technology
node. The second one proposes a technique to design amplifiers for electrode
arrays.
2.1 Process specific challenges
Fabrication of circuits in this thesis is based on a university specific pro-
cess technology. Hence, a few special fabrication options are available. In
particular, NMOS transistors, PN junctions, and isolated Si-Au capacitors
with minimum feature size of 10 µm can be fabricated. Nevertheless, at the
time that this process technology was developed, PMOS transistors had not
been successfully fabricated for this technology node. Furthermore, there are
limitations such that yield and process variations are not on par with well-
developed industrial process technologies. These limitations span lithogra-
phy, device and modeling availability, and process variations. Part of this
thesis is devoted to overcoming some of these limitations by designing toler-
ant circuits.
The fabrication process is performed at the University of Illinois at Urbana-
Champaign. It consists of a series of steps to create devices, transfer them to
a glass or plastic substrate, and connect the transistors and other devices [23].
First, a mask is used to define the areas in which silicon will be doped via
a lithographic step. After doping, the process is repeated to create multiple
doping characteristics, as required by the circuit topology. An array of 1 µm
holes is etched from the silicon. Then, hydrofluoric acid is applied in the
17
Figure 2.1: An analog multiplexer on a glass substrate.
1 µm holes to etch the buried oxide in the silicon-on-insulator (SOI) wafer.
A transfer printing step picks up the transistors and relocates them on a
plastic substrate. Gold is then deposited to interconnect the transistors.
Figure 2.1 shows an analog multiplexer on a glass substrate. Note that an
anisotropic conductive film can be used to connect the device to a test bed.
2.2 An NMOS-only high gain amplifier
One limitation of this process technology node is the unavailability of PMOS
devices. The use of this type of device enables complementary metal oxide
semiconductor (CMOS) based topologies. When compared to pseudo-NMOS
or resistively loaded logic gates, these dramatically reduce static power con-
sumption of digital circuits. In analog circuits, PMOS devices are useful as
active loads, current mirrors, and transconductors with low 1/f noise. A
common circuit primitive found in many biosignal amplifiers is the actively
loaded differential amplifier shown in Fig. 2.2. The differential amplifier
benefits from the PMOS active load in two ways. First, the current mirror
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Figure 2.2: Typical differential amplifier.
formed by M3-M4 allows differential to single mode conversion. Second, the
output resistance of the PMOS transistor is high enough to provide a large
DC gain for bias currents that will not saturate the amplifier.
The obvious replacement for the PMOS transistors is the usage of resistors,
as shown in Fig. 2.3. However, a specialized differential to single converter
needs to be used at the outputs. Furthermore, the linear I-V relationship
of the resistors limits the output range of the amplifier, for acceptable gains
of 40 dB. Thus, this type of amplifier is not recommended for biosignal
amplifier arrays, where area and power limitations are of primary concern.
To circumvent the lack of PMOS availability, a circuit technique that biases
the amplifier with a specialized structure is used. The special structure is
a bandpass active NMOS load. The circuit diagram in Fig. 2.4 illustrates
the topology. M3 and M4 are load transistors. DHP is a set of two diodes
connected front-to-back used to bias the gate of a load transistor. Note that
when the voltage across the diode exceeds its turn-on voltage, the bias supply
quickly charges the gate of M3. In contrast, when a voltage much lower than
its turn-on voltage is applied to DHP , its current is low enough so that it
isolates the gate of the load transistor from the diode bias voltage. Thus,
DHP acts like the pseudoresistor described in Section 1.2.4. Note that diodes
19
Figure 2.3: Resistively loaded differential amplifier.
Figure 2.4: A high gain amplifier that does not utilize PMOS devices. The
dotted enclosures form a bandpass active NMOS load.
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are used instead of transistors due to the process technology node′s high
leakage currents in NMOS devices.
A desired property of the amplifier is that it should have high impedance at
the output node at frequencies of interest, to achieve a larger gain. Note that
these frequencies do not include DC in biosignal amplifiers. To achieve this,
a high pass filter formed by CHP and the incremental resistance rinc of DHP ,
with its pole placed at low frequencies, couples the output signal to the gate of
the load device. This makes the gate-to-source voltage of the load transistor
constant at frequencies of interest, effectively increasing the source-to-drain
impedance of the load transistor. The effect of this circuit technique is to
have a load that starts to act like a PMOS device for frequencies above ωcrit =
1
2pirincCHP
, where the output resistance is high enough to provide an acceptable
gain for appropriate bias currents, without saturating the amplifier. Hence,
this load is a bandpass active NMOS load. Note that this load consists of
Vb, DHP , CHP , and M3.
For simplicity, a common source amplifier with a bandpass active NMOS
load will be the basis of the analysis and simulations. The topology is shown
in Fig. 2.5. All bulk connections are tied to the source of the corresponding
transistor to simplify analysis. Note that simulating a common source ampli-
fier is consistent with the half circuit of the differential amplifier in Fig. 2.4
with purely differential inputs. The next subsections describe the DC char-
acteristics, AC characteristics, and transient characteristics of the common
source amplifier with bandpass active NMOS load. Simulations are shown
for each subsection.
DC characteristics
The gate of the load device is biased at Vb via DHP . DHP consists of two PN
junctions connected front-to-back. Its current and its incremental resistance
can be approximated by
IDHP ≈ IS
(
e
|VD |
nVT − 1
)
(2.1)
rinc ≈ nVT
IS
(
e
|VD |
nVT
) ≈ nVT
IDHP
(2.2)
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Figure 2.5: A common source amplifier with a bandpass active NMOS load.
where IDHP is the current through the front-to-back diode pair, IS is the
reverse bias saturation current, |VD| is the voltage across DHP , n is a pro-
cess parameter, and VT is the thermal voltage. Hence, DHP can enable fast
settling due to their nonlinear I-V characteristic and exhibit high incremen-
tal resistance when biased at low IDHP . Since one side of DHP is always
connected to capacitors, IDHP is very small at DC.
The nominal output voltage is set by the bias voltage Vb to
Vout = Vb − Vgs3 = Vb −
√
2(ID)
k′(W/L)3
− Vt3
= Vb −
√(
W
L
)
1(
W
L
)
3
(Vin − Vt1)− Vt3 (2.3)
where Vt1, Vt3, and k
′ are the threshold voltage of M1, the threshold voltage
of M3, and the transconductance of the device, respectively.
Figure 2.6 shows Vout of Fig. 2.5 as a function of Vin at DC, for different
Vb. The figure shows the simulation results in solid lines and plots of (2.3)
in dotted lines. In the simulation, level-1 transistor models extracted from
fabricated NMOS on glass were used. Tables (2.1) and (2.2) summarize
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Figure 2.6: The DC transfer curve for the topology in Fig. 2.5, for different
Vb. The solid lines are the simulated results. The dotted lines plot the
analytical expression in (2.3). Notice that the derivative of the curve is the
gain at DC. The midband gain cannot be extracted from this curve.
Table 2.1: Simulation and analysis parameters for DC characteristics.
Parameter Value(
W
L
)
1
200 µm
15 µm(
W
L
)
3
200 µm
15 µm
Vt1(V ) 0.1
Vt3(V ) 0.2
the parameter values and results, respectively. Note that (2.3) is accurate
when M1 is in saturation. Also, note that the percent differences between
simulations and analysis are mainly due to the ignoring of body effect and
the use of localized parameter extractions.
An added benefit of the topology is that it is inherently robust to threshold
voltage variations, since both the load device and the input devices can be
doped in the same step. In contrast, the inclusion of PMOS active loads with
NMOS input devices would likely exhibit substantial discrepancies from the
ideal simulations, since they are doped with opposing charges in different
processing steps.
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Table 2.2: Comparison between simulations and analysis of the circuit in
Fig. 2.5 when M1 and M3 operate in saturation.
Parameter Simulations Analysis Error %
DC Gain (V/V ) −0.900 −1.000 11.0(%)
Vout (Vin = Vout, Vb = 1) (V ) 0.482 0.450 −6.60(%)
Vout (Vin = Vout, Vb = 1.5) (V ) 0.720 0.700 −2.80(%)
Vout (Vin = Vout, Vb = 2) (V ) 0.962 0.950 −1, 20(%)
Vout (Vin = Vout, Vb = 2.5) (V ) 1.203 1.200 −0.30(%)
Vout (Vin = Vout, Vb = 3) (V ) 1.445 1.450 0.30(%)
Figure 2.7: Load lines for common source amplifier with: (a) PMOS active
load and (b) bandpass active NMOS load. Blue lines correspond to the load
line of the input transistor. Red lines correspond to the load lines of active
loads. Solid lines represent the transconductance stage I − V
characteristics. Dotted lines represent maximum tolerances due to process
variations.
Additionally, unlike with PMOS active loads, the topology does not re-
quire a feedback circuit to maintain a DC output voltage within the output
voltage range. This is true because the output DC gain is low, and deviations
of the threshold voltage from the ideal value would have little effect in the
output voltage. This distinction is remarked in Fig. 2.7, where cartoon load
curves are plotted for a common source amplifier with a PMOS active load
and a common source amplifier with a bandpass active NMOS load. In the
figure, the input transistor′s load curve can exhibit greater threshold varia-
tions before going outside the saturation regime in the case of the bandpass
active NMOS load.
AC characteristics
The AC differential model of the bandpass NMOS actively loaded differential
amplifier is shown in Fig. 2.8. The gain can be calculated as
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Figure 2.8: Small signal model of the common source amplifier with a
bandpass active NMOS load.
Av = −gm1 (rup||ro1) (2.4)
rup =
(
rinc +
1
sCHP
)
||
(
1
gm3
+
srincCHP
gm3
)
||
(
ro3|| 1
sCL
)
(2.5)
where gm1, gm3, ro1, ro3, and rinc are the transconductances of M1, the
transconductance of M3, the output resistance of M1, the output resistance
of M3, and the incremental resistance of the front-to-back diode pair, re-
spectively. Notice that (2.5) has three components in parallel. The first one
is due to leakage currents of the high pass filter introduced by CHP and the
incremental resistance of the front-to-back diode pair, rinc. The second com-
ponent is caused by the voltage feedback to the gate of M3 from the high
pass filter constructed by CHP and DHP with ωHP =
1
CHP rinc
. For frequen-
cies greater than ωHP , the effect of gm3 on the output resistance is decreased.
The third component is caused by the low pass filter at the output of the
amplifier with pole at ωph =
1
CL(ro1||rup) .
From Fig. 2.8, it is easily seen that at frequencies below the pole ωHP , the
gate of M3 is grounded and the gain near DC is
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Table 2.3: Simulation and analysis parameters for AC characteristics.
Parameter Value in Fig. 2.5(
W
L
)
1
200 µm
15 µm(
W
L
)
3
200 µm
15 µm
gm1(µA/V ) 131.2
gm3(µA/V ) 127.8
ro1(MΩ) 2.450
ro3(MΩ) 2.590
CL(pF ) 130
VDD(V ) 3
Av (f = 0) = gm1
(
1
gm3
||ro1
)
≈ gm1
gm3
≈
√
(W/L)M3
(W/L)M1
(2.6)
if ro1gm3 >> 1.
The first pole of the amplifier occurs when (2.4) is reduced to half of its
value at midband frequencies. This happens at
ωpl =
gm3 (ro3||ro1)− 1
rincCHP
(2.7)
For frequencies greater than ωpl and below ωph =
1
(ro3||ro1)CL , the midband
gain can be approximated to be
Av ≈ −gm1 (ro1||ro3) (2.8)
Notice that the midband gain would be similar to the gain of a differential
amplifier with PMOS active loads. However, techniques such as cascoding
cannot be applied on the load device to enhance the midband gain of the
amplifier.
AC simulations with level-1 transistor models of the epidermal electronics
process were run to test the performance of the circuit in Fig. 2.5. The effect
of the front-to-back diode pair was simulated by a 10GΩ resistor, since this
value can be obtained by appropriately sizing the diodes.
The parameters used for the simulation and analysis are summarized in
table 2.3. The simulation results are shown in table 2.4 and Fig. 2.9. The
AC simulations match the predicted analysis.
One limitation when using this technique is degradation of gain due to
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Table 2.4: Simulation and analysis results for AC characteristics.
Parameter CHP = 0 pF CHP = 155 pF
(Analysis), (Simulations) (Analysis), (Simulations)
DC gain (dB) (0.12), (0.20) (0.12), (0.20)
Midband Gain (dB) (0.12), (0.20) (44.5), (44.3)
fpl/(2pi) (Hz) N/A (16.42), (16.22)
fph/(2pi) (Hz) (161 k), (158 k) (953), (955)
Figure 2.9: The frequency response of the amplifier in Fig. 2.5. The green
plot shows the response of the amplifier with CHP set to zero, exemplifying
a version of the amplifier without capacitive feedback. The blue curve
simulates the effect of using CHP = 155 pF , exemplifying an amplifier with
a bandpass active NMOS load.
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Figure 2.10: Transistor view of small signal model of the differential NMOS
actively loaded differential amplifier with diode parasitic capacitance.
junction capacitances in DHP . This effect is seen by rewriting rup in (2.5).
If CD is added as in Fig. 2.10, the second parallel term becomes
1 + s (rinc (CHP + CD))
gm3 (1 + srHPCD)
(2.9)
It can be seen from the equation above that the capacitive divider effect
can be mitigated by making CHP >> CD. This is easily met in biosig-
nal amplifiers, since a large CHP must be used to comply with bandwidth
requirements.
If one wishes to further increase the gain of the amplifier,
(
W
L
)
1
can be
increased to increase gm1 while adding a cascode device to increase the out-
put resistance. With this technique, the input transistors can enter the
sub-threshold regime. The bandwidth will eventually limit the maximum
attainable gain.
Transient characteristics
One limitation when using this technique is the limited output range that
stems from excess forward biasing of one of the diodes of DHP . Conceptually,
if the output swing is too high, the output will couple to the gate of the load
transistor and one of the diodes in DHP will clamp to a constant voltage.
Analytically, using (2.2) and (2.5), (2.7) can be rewritten as
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Table 2.5: Parameters for the plot in Fig. 2.11 and (2.11).
Parameter Value
n 1
gm3(µA/V ) 127.8
ro1(MΩ) 2.45
ro3(MΩ) 2.59
VT (mV ) 26
CHP (pF ) 155
IS(pA) 10
fpl ≈ IS(gm3(ro1||r03)− 1)e
|VD |
nVT
2pinVTCHP
(2.10)
where |VD| is the voltage across the front-to-back diode pair. Equation (2.10)
suggests that the pole moves toward higher frequencies as the voltage applied
to the front-to-back diode pair is increased. In practice, a designer would
make sure that |VD| never exceeds a critical voltage, |VD,max |, for a given
minimum operating frequency. If the requirement is not met, the designer
would stack multiple front-to-back diode pairs to decrease the voltage across
each. Inverting (2.10),
|VD,max| ≈ nVT ln
(
2pifplnVTCHP
IS (gm3 (ro1||r03)− 1)
)
(2.11)
This equation can be used to find the maximum output swing, |VD,max|,
before the output starts to distort due to the change in incremental resistance
rinc of the front-to-back diode pair. For parameters in table 2.5, (2.11) is
plotted in Fig. 2.11.
The accuracy of (2.11) is compared to the simulated voltage-gain curve
in Fig. 2.12. For the parameters in table 2.5, (2.11) predicts that a 1 Hz
output sinusoid can have a zero-to-peak value of 72 mV before distorting.
Similarly, simulations in Fig. 2.12 suggest that the amplifier starts distorting
at around 85 mV. While not particularly accurate, (2.11) can be used as a
simple approximation to find if stacked front-to-back diodes need to be used.
Time domain simulations in Fig. 2.13 illustrate the effect of the front-to-
back diode pair nonlinear resistance on the output range. The parameters
associated with the simuations is shown in table 2.6. To simulate the effect
of stacking front-to-back diode pairs, an identical amplifier with two sets of
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Figure 2.11: Maximum allowed voltage drop across the diode pair as a
function of minimum operating frequency.
Figure 2.12: Simulated gain as a function of output voltage at f = 1 Hz.
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Table 2.6: Simulation parameters of Fig. 2.13.
Parameter Value(
W
L
)
1
200 µm
15 µm(
W
L
)
3
200 µm
15 µm
Vbody(V ) 0
IS(fA) 10
CHP (pF ) 155
CL(pF ) 130
Figure 2.13: Time-domain simulations of the common source amplifier with
bandpass NMOS active load. (a) The topology simulated with one and two
front-to-back diode pairs. (b) The simulation results for a 1 Hz input
waveform and the parameters summarized in table 2.5.
front-to-back diodes was given the same input waveform for which the am-
plifier without stacked front-to-back diodes fails to amplify as expected. The
amplifier with one set of front-to-back diodes amplifies an input waveform
of 1 Hz and 14 mV zero-to-peak by 21.1 dB, to an output signal of 1 Hz and
160 mV zero-to-peak. However, an input sinusoid of 1 Hz and 28 mV zero-
to-peak is only amplified by 16.93 dB, with distortion at the output. When
the amplifier is simulated with two sets of stacked front-to-back diodes, the
gain is restored to 21.3 dB, with minimal distortion.
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2.3 Multi-input multi-output amplifiers
Typically, a differential-to-single-ended converter is used after the transcon-
ductance gain stage of an amplifier in biomedical circuits. In CMOS based
operational amplifiers, current mirror loads play the role of the differential-
to-single-ended converter. In NMOS and resistively loaded differential ampli-
fiers, specialized circuits for differential-to-single-ended converters are used
[24]. For multi-electrode arrays, OPAMPs with differential-to-single-ended
converters have been used extensively [11, 18]. However, for technology nodes
lacking PMOS devices, this design paradigm allocates unnecessary power
and area overhead on the differential-to-single-ended converters. This sec-
tion presents a circuit level technique that achieves single-ended outputs for
electrode arrays, without the need for differential-to-single-ended converters.
Conventionally, multi-electrode arrays with on-site amplifiers have OPAMPs
with differential inputs arranged as shown in Fig. 2.14, where one of the ter-
minals of every OPAMP is tied together to more than one electrode to estab-
lish a reference point. This arrangement has some disadvantages. First, not
all electrodes are utilized to acquire signals. Second, the impedance looking
into the electrodes from the surface of the skin is different for reference and
signal electrodes, translating some of the common mode interference to differ-
ential mode interference at the input of the amplifiers. Third, output signals
are taken with respect to a geometric reference composed by the reference
electrodes, which is often non-symmetric, unless many reference electrodes
are used. The design technique presented in this section utilizes a virtual
reference point that circumvents around these limitations.
Figure 2.15 shows the proposed idea. There are n transconductance de-
vices, M1-Mn, whose gates are connected to n electrodes with signals Vin,1 to
Vin,n. The source of every input transistor is connected together to the drain
of the output transistor of a current mirror. The effect of this arrangement
is that common mode inputs, or signals that are common to all electrodes,
see a gain much lower than the independent signals at the electrodes. Thus,
this topology is named the average rejection amplifier.
If all the transistors have the same
(
W
L
)
ratio, the linear AC response of the
circuit topology can be modeled by Fig. 2.16. The model is separated into n
equal branches, as suggested by the figure. The current source output resis-
tance, rCS, and output capacitance, CCS, are divided on a per-branch basis,
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Figure 2.14: A conventional multi-input multi-output amplifier containing
five amplifiers and nine sensing sites. Four electrodes are used as a
geometric reference.
Figure 2.15: The proposed multi-input multi-output amplifier containing n
sensing sites and n amplifiers.
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Figure 2.16: Linear AC model of the proposed amplifier array topology.
such that their parallel combination are equivalent to the current source′s rCS
and CCS. Each voltage-controlled current source represents the transconduc-
tance of its respective transistor. Similarly, ro is the output resistance of each
input transistor. RL is the load resistance and CL is the load capacitance
for each branch. Cin is the parasitic gate-to-source capacitance of each input
transistor.
It is convenient to define some notation before analyzing the average re-
jection amplifier. A signal sensed by electrode i, denoted by vin,i, can be
decomposed into two components and its circuit response can be analyzed
via superposition. Since the objective of the amplifier is to reject the average
signal, it is convenient to analyze the circuit response due to both the average
vavg and a residual vres,i:
vavg =
1
N
N∑
i=1
vin,i (2.12)
vin,i = vavg + vres,i (2.13)
Note that vavg is an AC signal. Therefore, capacitors should be included
when modeling its circuit response.
If Aavg,i,j is the gain from the average input vavg at branch j in (2.13) to
output vout,i, and Avres,i,j is the gain from the residual input vres,j to output
vout,i, the output voltage can be written as
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Figure 2.17: Average mode AC model of the proposed amplifier array
topology.
Figure 2.18: Residual mode AC model of the proposed amplifier array
topology.
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vout,i =
N∑
j=1
Aavg,i,jvavg+
N∑
j=1
Ares,i,jvres,j (2.14)
Ideally, we would like the cross gains Aavg,i,j and Ares,i,j for i 6= j to be
zero. This will be shown next. It will also be shown that the average rejection
amplifier attenuates the average of the input voltages vavg and amplifies the
residual voltages vres,i.
Suppose that all the inputs are connected to a single source vin. This setup
corresponds to the behavior of the average voltage vavg, since vin = vavg for
all i. In this case, the symmetry of the circuit in Fig. 2.16 allows the small
signal model to be decomposed into N sub-circuits corresponding to the N
branches, as shown in Fig. 2.17. The reason is because the current on every
branch is equal. This decomposition implies that Aavg,i,j = 0 for i 6= j
in (2.14). The analysis of the equivalent subcircuit is similar to a source
degenerated common source amplifier. Its DC gain is
Aavg,i,i = −gm (ro (1 + gmNrCS) ||RL)
1 + gmNrCS
(2.15)
If RL << ro (1 + gmNrCS) and gmNrCS >> 1, then
Aavg,i,i ≈ − RL
NrCS
(2.16)
For a good current source, RL < NrCS. Therefore, the amplifier attenuates
average signals. For residual voltages, the sum of the AC currents of the
individual branches adds up to zero. Therefore, no AC current flows through
the current mirror and node vc is a virtual ground. This means that if the
loads and individual input transistors are perfectly matched, the cross gain
terms Avres,i,j = 0, for i 6= j in (2.14). The equivalent circuit of Fig. 2.16
due to residual voltages is shown in Fig. 2.18. The analysis of this circuit is
similar to the common source amplifier. Its DC gain is
Avres,i,i = −gm (ro||RL) (2.17)
Therefore, (2.14) can be rewritten as
vout,i =
RL
NrCS
vavg + gm (ro||RL) vres,i (2.18)
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Table 2.7: Parameter table for the average mode and residual mode
simulations and analysis.
Parameter Value(
W
L
)
1
=
(
W
L
)
2
=
(
W
L
)
3
=
(
W
L
)
a
=
(
W
L
)
b
200 µm
15 µm
ISS(µA) 60
RL(kΩ) 100
VDD(V ) 5
vave(V ) 2.5
rCS(MΩ) 1.1
gm1 = gm2 = gm3(µA/V ) 117.43
ro1=ro2=ro3(MΩ) 3.23
Table 2.8: Results of the average mode and residual mode simulations.
Parameter tested Simulated gain (dB) Analysis gain (dB) Error (%)
|Aavg| −31.32 −30.36 11.70
|Avres,i,i| 20.72 20.60 −1.370
Simulations of (2.16) and (2.17) are shown next. The simulation setup
is shown in Fig. 2.19, where a three-branch average rejection amplifier is
shown. In the simulations, a three-branch average rejection amplifier with
level-1 transistor models of the epidermal electronics process technology is
tested. The simulation parameters are summarized in table 2.7. There are
two main simulations explained next.
The first simulation sweeps a test voltage source, vavg, connected to the
gates of all input transistors from 0 to VDD. This method tests the output
voltage of each branch due to the average input voltage. The simulation
results are shown in Fig. 2.20 and table 2.8. Simulations match the analysis
well. The 11.7% error in the gain stems from the ignoring of body effect in
the analysis.
The second simulation sets a constant average voltage vavg = 2.5 V while
sweeping the voltages at the inputs of the first and third branches in oppo-
site directions from vavg. The input of the second branch remains constant at
2.5 V. The simulation is shown in Fig. 2.21 and the results are also summa-
rized in table 2.8. The X-axis is the sweeping voltage, ranging from −50 mV
to 50 mV. Simulations match the analysis results with 11.7% error.
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Figure 2.19: Simulation test setup for the average rejection amplifier.
Figure 2.20: Average-mode DC simulations of the average rejection
amplifier. (a) Voltage transfer curve of the amplifier outputs to an
average-mode input. (b) Per-branch average-mode gain as a function of
average input voltage.
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Figure 2.21: Residual-mode DC simulations of the average rejection
amplifier. (a) Voltage transfer curve of the amplifier outputs to a residual
input. (b) Per-branch residual-mode gain as a function of residual voltage.
39
CHAPTER 3
EXPERIMENTAL RESULTS
In this chapter, measured results from circuit primitives based on the epider-
mal electronics process technology node are shown. These results are then
used to construct models and extract parameters that are important for sim-
ulations of more complex systems. Also, measured results from an amplifier
designed using concepts from Chapter 2 are shown.
3.1 Modeling the components
The first step to implement complex systems in a new technology node is
modeling. This subsection explains the extraction of the particular param-
eters and models that are important to build simple amplifiers in epidermal
electronics. In particular, transistors, capacitors, and the diode pseudoresis-
tor discussed in Chapter 2 are fabricated and shown in Fig. 3.1 for purposes
of parameter extraction.
3.1.1 NMOS transistors
Transistors with W
L
= 200 µm
15 µm
were previously tested in [4] and a model was
extracted. The parameters associated with the model are tox = 100 nm,
µo = 770
cm2
V−sec , and Vth = 0.1 V. The drain-source leakage is modeled by a
13.6 MΩ resistor.
3.1.2 Si-Au capacitors
Si-Au capacitors with 100 nm polyimide dielectric thickness and doped silicon
were tested. The dimensions covered areas of 0.0625, 0.25, and 1 mm2, as
shown in Fig. 3.1. The results are shown in table 3.1. It is suspected
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Figure 3.1: Layout view of circuit primitives used for modeling and testing.
that results differ greatly from expected values due to die-to-die variations in
dielectric thickness, undercut in the etching step, and fringing capacitance.
3.1.3 Diode pseudoresistor
In order to study the feasibility of the amplifier in Fig. 2.3, the amplifier must
have CHP >> CD and
1
CHP rinc
< ωp, where rHP is the incremental resistance
of the front-to-back diode pair, CD is the diode pair parasitic capacitance,
and ωp is the 3 dB low frequency cutoff of the amplifier. It is therefore
important to measure the diode’s electrical characteristics. Front-to-back
diodes were designed and fabricated, as shown in Fig. 3.1. The measured
I-V curve, incremental resistance, and incremental capacitance are shown
in Figs. 3.2, 3.3, and 3.4, respectively. From the figures, an incremental
resistance greater than 1 GΩ and an incremental capacitance of less than
Table 3.1: Si-Au capacitance results.
Area(mm2) Expected value (pF ) Avg value(pF ) Variability (%)
0.0625 21.58 40.57 1.09
0.25 86.33 153.17 1.48
1 345.3 608.5 0.31
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Figure 3.2: Measured I-V relationship data from a front-to-back diode with
200 µm diodes.
0.5 pF can be obtained if the front-to-back diode set is biased below 0.6 V,
for 200 µm diodes. This implies that for ω = 1 Hz, the required minimum
capacitance is CHP = 159 pF. Also, for CHP = 159 pF, the capacitor divider
effect due to CD in (2.9) is minimal.
3.2 Amplifier design and results
This section focuses on the design of an amplifier compatible with skin-
conformal electronic substrates. Previously, an NMOS resistively loaded
amplifier in epidermal electronics [4] was manufactured with external pas-
sive components. However, its low bandwidth of 60-100 Hz and low gain of
1.5 V/V do not satisfy biomedical application requirements.
An integrated four-channel amplifier design that uses techniques from
Chapter 2 is presented. The schematic and layout views are shown in Figs.
3.5 and 3.6, respectively. Pads are connected to an external interface printed
circuit board (PCB) via ACF cables. Electrodes are connected to input tran-
sistors and are directly placed on the top metal layer. The distributed current
source formed by Mcs1 to Mcs4 connected to the four amplifier branches en-
able the average-rejection amplifier topology described in Section 2.3. Front-
to-back diodes identical to the ones described in Section 3.1.3 are used as
pseudoresistors to bias the input and the active loads. Si-Au capacitors are
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Figure 3.3: Measured cinc-V relationship data from a back-to-front diode
with 20 µm diodes.
Figure 3.4: Measured rinc-V relationship data from a back-to-front diode
with 200 µm diodes.
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Figure 3.5: Design of the amplifier to test concepts in Chapter 2. All
transistors have W
L
= 200 µm
14 µm
.
used as the coupling element for the active load biasing.
During testing, most of the transistors failed to perform as expected. As a
consequence, the residual gain of the amplifier could not be tested. Instead,
a single branch of the amplifier was tested. The results are shown in Fig. 3.7.
A midband gain of 19.83 dB with corner frequencies of 2 Hz and 20 kHz were
obtained. While the gain of the amplifier is still an order of magnitude away
from typical ECG and EMG amplifiers, two of these circuits blocks could be
cascaded in order to achieve acceptable performance results.
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Figure 3.6: Layout view of the circuit shown in Fig. 3.5.
Figure 3.7: Frequency response of the residual amplifier.
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CHAPTER 4
CONCLUSION AND FUTURE
DIRECTIONS
Amplifiers for biomedical applications benefit from close proximity electron-
ics and sensors that intimately contact the surface of the skin. Within this
environment, external interference can be reduced due to the shortening of
long wires that conventional systems utilize. Also, specialized design tech-
niques that benefit this environment such as the ones described in Chapter
2 can be applied.
This thesis has led to the design of an NMOS only high gain amplifier
for biomedical applications. The measured gain of 19.83 dB is better than
previously obtained results. Nevertheless, limitations on the fabrication ro-
bustness led to non-functional circuit subsystems such that the differential
and average rejection modes of the amplifier could not be tested.
Biosignal amplifier gains typically range from 20 dB to 60 dB. If gains
larger than 20 dB are required, other circuit techniques could be applied.
One solution is to use two cascaded stages of the bandpass NMOS active load
amplifier. If bandwidth is less of a concern, an average rejection amplifier
with larger transconductance GM and narrower or longer load transistors
could be used.
It is worthy to mention that the techniques mentioned in Section 1.2.4
could be applied to increase the performance of the amplifier. For example,
the average output voltage of the amplifier could be measured and a technique
similar to the DRL circuit could be implemented. Furthermore, the circuit
techniques are not limited to biomedical electronics. For SOI devices, where
the transistor drain-to-bulk capacitance is low, an NMOS only amplifier could
achieve gain-bandwidth products comparable to resistor based amplifiers,
since the gate-to-source capacitance of the active load does not limit the
bandwidth of the amplifier at high frequencies. Future biomedical circuits
should integrate both digital and analog subsystems. The next course of
action of the work on our biomedical system is to develop both higher gain
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single stage amplifiers and integrate them to digital subsystems via analog-
to-digital converters (ADCs) integrated in a skin-conformal substrate.
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